Implementation of Area Optimized QCA based Adder

Authors:G. ANUSHA, SHAIK EKBAL ALI

465-469

An Unified Algorithm Transactions for Implementation of Reconfigurable Cordic

Authors:PATTILA BHARAT KUMAR, D. LOKESH

470-476

Implementation of Carry Skip Adder for Large Voltage Ranges

Authors:VUDAYANA PRIYANKA, D. LOKESH

477-481

Implementing Low Power in Field Test for Permanent Faults in FIFO Buffers of Network On Chip Router And Inter Connect Testing

Authors:DUPPALA SANDEEP, D. LOKESH

482-484

Implementation of High-Level Optimization Techniques for Low-Power Multiplier Design using Modified Booth

Authors:G. SAIPRASANNA, NANDINI MADINENI, M. G. MAHESH

485-489

Implementation of Large Size Multipliers using MAC Adders and Higher Order 9:3 Compressors

Authors:M. MANJULA, NANDINI MADINENI, M. G. MAHESH

490-493

Design and Implementation of 64-bit High Speed And Low Latency Vedic Multiplier

Authors:T. THANZEEM KHANAM, S. EKBAL ALI

494-498

Implementation of High Speed Constant Multiplication

Authors:G. DIVYA TEJA, SK. UMAR FARUQ

499-503

Implementation of High Speed 64-Bit Hybrid Adder

Authors:M. SINDHU, SK. UMAR FARUQ

504-507

Low Complexity S-Box Architecture for Memory Applications

Authors:K. D. L. PRASAD, CH. LOKNADH

508-510